The total ionizing dose failure levels in microprocessors for various radiation pulse widths appear to be dose-rate dependent. This apparent dose rate effect is demonstrated by comparing the total dose failure levels for 150-ns and 1-ps pulses, and >5-s 60Co irradiation. All irradiations were done while the device was operating under normal bias. Total dose failure level data are presented for five types of microprocessors: RCA 1802, Motorola 6800, Intel 8080 and 8085, and AND 9080. Each type exhibited the same dose-rate effects. This dose-rate dependence is caused by the collapse of the electric field across the gate oxide during irradiation. Resulting failure levels for high dose-rate exposure of MOS devices then approach the total ionizing dose failure levels for unbiased MOS devices which are from 3 to 10 times higher than biased devices. This unbiasing is caused by the large power supply currents which flow during the radiation pulse. These currents are limited by package lead resistances, which in most cases protect the device from burnout.
Introduction
Large-scale integrated circuits are increasing in importance and use in DoD systems. Radiation susceptibility is one factor which will affect the success of applying these circuits to military systems. MOS LSI devices have been shown to be quite vulnerable to failure from total ionizing dose and from high dose rate. Total-dose failure modes in LSI devices range from incorrect interpretation of instructions through loss of stored data to inoperability of circuit functions. Dose-rate failures include transient and permanent upset, latchup, and burnout. Total-dose failure levels of several hundred rad(Si) have been reported for long-time irradiations of LSI circuits.1'2 These failure data are suitable for describing LSI circuit response for measured deposition times only and do not necessarily describe the response characteristics for the total dose deposition ranging from nanoseconds to seconds.
In our work, microprocessors (pP) have been irradiated to determine failure levels for different total dose deposition times. We have obtained both long pulse (i.e., 60Co source) and short-pulse (i.e., LINAC) data for five types of pP. The term "long pulse" is used here to The chart recorder is used to permit continuous hardcopy data recording over long time periods. The event mark is generated by the radiation source and initiates the test sequence. The time mark generates regular timing pulses for ease of data reduction and interpretation of data events.
The reset generator is an 8080-based uC with delay times, pulse polarities, and ladder parameters residing in RAM. The generator parameters can be easily changed to suit the test system requirements by modifying the stored code. One feature of this generator is that the p/f lines are monitored by the generator during the test, and additional pulses are generated, if a fail is detected, to reset the test setup and trigger the short time base oscilloscope. When failure is detected on either address or data lines, these extra resets are generated 100 ps apart. If pass is observed at this point the generator returns to a 100-ms reset time period. were mounted on the device under test over the chip location. The average total dose was determined as well as the uniformity of dose over the sample. Each sample was subjected to a single total dose value delivered in a single pulse. The total dose was varied from a low value to a higher value on successive samples until both pass and fail levels were obtained.
The 60Co experiments were performed in air with the instrumentation mounted on a table at the height of a source elevator in its uppermost position. The device under test was separated from the instrumentation by a 60-cm cable to permit shielding of the instrumentation from the radiation source. The distance between the uppermost position of the elevator and the device under test was selected to be such that the total dose failure level would occur in about 10-s. The test sequence was initiated when the source elevator was in its uppermost position. The output of the comparator was monitored, and as soon as the device failed, the elevator was lowered into the storage location. The device was monitored for at least ten minutes after failure to determine whether recovery would occur, and if so at what time.
Transient Current Measurement Techniques
The techniques used to measure transient power supply current were designed to determine the magnitude of the current pulse as a function of total dose. The radiation pulse widths were selected to be less than the majority carrier lifetimes. Since the majority carrier lifetimes for NMOS pP's range from one to tens of Ps, radiation pulse widths of 20-ns at the Harry Diamond Laboratories intensity flash x-ray (HIFX) and 150-ns at the Naval Research Laboratories were chosen for these tests. Since the Motorola 6800 uiP requires a single supply voltage, the 6800 was chosen for the current measurement tests.
The power supply currents were measured by inserting two current transformers in the power supply (V ) lead at the test socket. A pretrigger pulse was obtained from the radiation source to trigger the Clearly, the data for each uP type show an apparent dose-rate dependence. As can be seen in the figures, the total-dose failure levels for the short pulse widths are on the order of 5 to 10 times greater than the failure levels for 60Co data. The PP failure levels for 60Co radiation result in worst-case values.
The 1802 data for the 150-ns pulse width show a decrease in failure level compared to the 1-ps pulse width case. This CMOS bulk device exhibits latch up characteristics, and failure levels are difficult to obtain. Figure 6 compares the failure levels of the five pPs irradiated at the 60Co source. The failure levels for NMOS bulk devices range from 0.4 krad(Si) to 4.7 krad(Si) total dose. Two of the devices, the 8080 and the 9080, are pin-for-pin replacements for one another, yet failure levels are significantly different. The CMOS device tested exhibits a failure level significantly higher. An-important conclusion is that even though some NMOS devices fail at low levels, other NMOS devices may very well be suitable without switching to CMOS devices.
The power supply currents of the Motorola 6800 pP were measured as a function of total dose using HIFX with a pulse width of 20-ns. Additional data were taken at the LINAC with 150-ns pulses. These data are shown in figure 7. Data were obtained from three confi,gurations: the standard pC development system, the standard system with additional power supply capacitors added, and the standard system with a 3-ohm resistor used for dc measurements. In the first two cases a Tektronix current transformer was used. In all cases the pP under test was mounted on a 60-cm extender cable with the remainder of the iC system shielded from the radiation pulse. The added capacitors or the added 3-ohm current viewing resistor were installed close to the pP under test. As can be seen from the figure, the power supply current does increase with increased total dose per shot. Above 500 rad(Si) the 3-ohm resistor, along with other system resistances, limits the current to 1.3-A. For the standard configuration the current limits at a higher level, indicating that the pP under test is still responding to increased total dose. For the case where additional capacitance was added to the Vc line, no current limiting was observed. The peak power supply current at 2 krad(Si) was 6-A. additional resistance external to the package which is the lead resistance including the test socket. The Ret resistor was added (3-ohms) In other words, more dose must be delivered at the high dose rates to cause failure.
Conclusions
The apparent dose-rate dependence for pP failure levels seen in pulse irradiation cases is due to collapse of the electric field in the individual transistor gate oxide. This collapse unbiases the transistor, and permanent damage from ionizing radiation is reduced.
One would expect burnout of the pP device if the power supply current were not limited as higher total doses delivered. This will not happen in most cases however, due to the inherent series resistance in the pP package leads. The pP packjige lead resistances were measured using a microcircuit probing station and a bridge type resistance meter. Table I is The worst-case failure data for pP devices is obtained at the 60Co source using -10-s irradiations. Microprocessor failure levels for radiation pulse widths as long as l-ps exhibit apparent dose-rate dependence. Using short pulsed radiation to determine total dose failure where the total dose criteria is a long pulse may result in an invalid conclusion.
Package resistance measurements indicate that power supply currents will be limited below device burnout levels for short pulse irradiations. Device burnout did not occur even when the V was stiffened with addittional capacitance. Series current limiting resistors and/or capacitors can be employed to modify failure levels for short pulse irradiation.
Care must be exercised to design total dose radiation damage tests such that the test circuit does not modify the test results. In ideal test design, device irradiation tests would be performed with the pP in the actual circuits used in the system design. 
